


22 August 2012



D = 01011

$M < D$

LSB.

1011

Data

Q₀


Q₁

Q₂

Q₃

Y₀


clk



Not related





1011




The next few notes were written on the black board, I have added these in just to make sure that we are all on the same page.

ALU → Arithmetic logic unit





Memory Address Register



data in

Enable

read/write

data out