

7 September 2011

Recap:

half & full adder

4 bit \rightarrow 2 number adder

Multi-bit comparators.

NEW \rightarrow

Subtractor

Multipliers

Parity

$$\begin{array}{r}
 A = 0110 \\
 B = 0011 \\
 \hline
 A+B = 1001
 \end{array}$$

$$\begin{array}{r}
 0110 \\
 - 0011 \\
 \hline
 \rightarrow
 \end{array}$$


$$\begin{array}{r}
 0011 \\
 \hookrightarrow 1100 \\
 \hline
 1100 \\
 \hline
 1101
 \end{array}$$

$$\begin{array}{r}
 0110 \\
 1101 \\
 \hline
 1001
 \end{array}$$


Subtractors!

2's compliment \rightarrow how?

What gate component can be used?



| A | B | F |
|---|---|---|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |



Multipliers

Multiply by 2?


Repeated additions?

$$7 \times 7 = 49.$$

$$\begin{array}{r} 7 \\ + 7 \\ + 7 \\ \vdots \\ \hline 49. \end{array}$$



Numbers - A & B each two bits, how do we multiply them?

$A \Rightarrow A_1, A_0$ & $B \Rightarrow B_1, B_0$



$A = 11$


$B = 10$



Parity bits.
Even & Odd.

1 0 1 1
A B C D.


Even = 1
Odd = 0




1 0 1 1
1 1 0 1

1 0 1 1 0 1

1 1 0 1 1 1



Parity checker



ALU \rightarrow Arithmetic logic unit.

21 SEPTEMBER 2011 - SEQUENTIAL LOGIC



Difference between Combinational logic & Sequential logic?

Flip-flops

latches?






Ripple Counter




Memory / Registers

Basic memory element?

4 bit shift register! Serial to //



// or Serial in // or serial out!




Reading registers

- Reg no
- Data
- Control

Writing to a register

- Reg no.
- data
- Clk./pulse



28 September 2011

Flip-flops - Basic memory element.

D-latch \rightarrow ripple counter

Memory \rightarrow // to //

\rightarrow serial to //

\rightarrow Combination: // or Serial in \rightarrow // or serial out

Writing registers


New \rightarrow Reading registers

\rightarrow ALU


\rightarrow A/D & D/A converters

Reading registers

Read Reg




ALU \rightarrow Arithmetic logic unit




A/D resolution

$$f = 50 \text{ Hz}$$





$$f_{\text{samp}} > 2 f_{\text{max}}$$



12 bits \Rightarrow 4096

$$\text{Error} \Rightarrow \frac{1}{(2 \times 4096)} \\ \Rightarrow 0,01 \%$$



4 bits → 0 - 15
 12 → 0

5 October 2011

- Reading registers

- ALU

- ADC & DAC

 - Resolution & error


Today

- ADCs

3 Main ADC types

- Flash or parallel encoding
- Successive approximation
- Single and dual slope - already covered.

Flash or parallel encoding



$V_{ref} - C_0 C_1 C_2 \rightarrow Q_1 Q_0$


3V - 111 \rightarrow 11

2V - 110 \rightarrow 10

1V - 100 \rightarrow 01

0V - 000 \rightarrow 00

Successive approximation



Resolution?

| Clock cycle. | SAR bits. | Sum. | V. | Comp. |
|--------------|-----------|---------------|-------|-----------|
| 0. | 01111111. | 127. | 4.98. | Too small |
| 1. | 10111111. | $127+64=191.$ | 7.49. | Too big |
| 2. | 10011111. | $191-32=159.$ | 6.24. | Too small |